Skip to content

TVM=1, SFENCE.VMA in S-mode does not raise an exception #253

@fly-1011

Description

@fly-1011

Bug Description:

TVM is bit 20 of the mstatus register.

The RISCV specification is as follows:

The TVM (Trap Virtual Memory) bit is a WARL field that supports intercepting supervisor virtual-memory management operations. When TVM=1, attempts to read or write the satp CSR or execute an SFENCE.VMA or SINVAL.VMA instruction while executing in S-mode will raise an illegal-instruction exception. When TVM=0, these operations are permitted in S-mode. TVM is read-only 0 when S-mode is not supported.

However, when TVM is 1, the NutShell processor will not cause an illegal instruction exception when executing SFENCE.VMA in S mode.

Test program and log information: test_SFENCE.zip

Inconsistent information:

Image Image

Environment:

NutShell: commit e315a27

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions