Skip to content

PCB mistakes correction #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
xkalet07 wants to merge 1 commit into
base: main
Choose a base branch
from
Open

PCB mistakes correction #1

xkalet07 wants to merge 1 commit into from
+579 −264

Conversation

@xkalet07
Copy link

@xkalet07 xkalet07 commented Oct 31, 2025

Hi, while implementing the BigPulse LD driver i noticed few misfunctions. This pull request contains 3 traced and resolved issues.

  • DONE: U3 ADP7142: Pins 1,2,3 ought to be connected. missing net connection in PCB.
correction_02_adp7142
  • DONE: Q1 FMMT415TD, the maximal allowed collector-emitor voltage is VceMAX = 100 V, To limit VDC+ voltage to max 100 V, 15k R27 was added. To allow VDC+ up to 200 V, different darlington transistor should be used (it seems there is no sot-23 option). Still R27 of lower value should be used to limit VDC+ voltage.
correction_03_r27_fbk
  • DONE: LD1 SPL_P90 has swaped Anode-Cathode pinout compared to regular 5mm LED package, added "A" + "C" marks to the front PCB silkstreen.
correction_01_ld

corected pcb error: U3 pin 1,2,3 net not connected; added R27 to limi…
c9ad63a 
…t VDC to 100 V (FMMT415TD VceMAX=100 V); Updated F silkscreen: LD1 SPL_P90 has swaped A+K pinout compared to regular 5mm LED package
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

1 participant

@xkalet07