Skip to content
@RISC-KC

RISC-KC

Popular repositories Loading

  1. basic_rv32s basic_rv32s Public

    🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.

    Verilog 10 2

  2. ima_make_rv64 ima_make_rv64 Public

    I'ma make rv64 cpu.

    1

Repositories

Showing 2 of 2 repositories
  • basic_rv32s Public

    🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.

    RISC-KC/basic_rv32s’s past year of commit activity
    Verilog 10 MIT 2 1 0 Updated Dec 17, 2025
  • ima_make_rv64 Public

    I'ma make rv64 cpu.

    RISC-KC/ima_make_rv64’s past year of commit activity
    1 MIT 0 0 0 Updated Aug 6, 2025

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Verilog

Most used topics

Loading…