Skip to content

Ability to import specific module from Verilog/model from BLIF without making its io the block's IO #398

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
mdko wants to merge 11 commits into
base: development
Choose a base branch
from

Merge branch 'submodule-import' of https://github.com/pllab/PyRTL int…

6461ae9
Select commit
Loading
Failed to load commit list.
Open

Ability to import specific module from Verilog/model from BLIF without making its io the block's IO #398

Merge branch 'submodule-import' of https://github.com/pllab/PyRTL int…
6461ae9
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs