Skip to content

[DRAFT] Use Systemrdl to describe the registers interface #445

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
engdoreis wants to merge 9 commits into
base: main
Choose a base branch
from

[rtl] Run topgen to generate the rtl from the rdl files

4a874c9
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

[DRAFT] Use Systemrdl to describe the registers interface #445

[rtl] Run topgen to generate the rtl from the rdl files
4a874c9
Select commit
Loading
Failed to load commit list.

Annotations

1 warning
fpga
succeeded Nov 4, 2025 in 18m 18s