Skip to content
/ HDL-FPCAT Public

Sophomore (2024 Fall) Hardware Design Lab - Final Project - FPCAT - inspired by Battle Cat and developed using Verilog on Vivado with mouse input and VGA output

github.com/rogerfan48/Project-Soph1-HDL-FPCAT/blob/main/Docs/Report.pdf
2 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

rogerfan48/HDL-FPCAT

BranchesTags

Repository files navigation

Sophomore (2024 Fall) Hardware Design Lab

Final Project - FPCAT

  • a game inspired by Battle Cat and developed by us using Verilog (some SystemVerilog) on Vivado with mouse input and VGA output.
  • Please check the report below for all implemented details.

Project Deliverables

Others

  • For my HDL coursework, including all my exercises, assignments, and laboratory work, please refer to this repo: HDL-Course

About

Sophomore (2024 Fall) Hardware Design Lab - Final Project - FPCAT - inspired by Battle Cat and developed using Verilog on Vivado with mouse input and VGA output

github.com/rogerfan48/Project-Soph1-HDL-FPCAT/blob/main/Docs/Report.pdf

Topics

verilog vivado vga

Resources

Readme
Activity

Stars

2 stars

Watchers

1 watching

Forks

0 forks
Report repository

Contributors 2

  •  
  •  

Languages