Skip to content

Conversation

@klin02
Copy link
Collaborator

@klin02 klin02 commented Nov 7, 2025

This change generates FpgaDiffTop as extend instead of wrapper.

Also, when use make verilog BOARD=fpgadiff, the top sv file is
SimTop.sv rather than FpgaDiffTop.sv, this change also revert previous
naming error.

@klin02 klin02 changed the title fpga_diff: expose extra IO with difftest createTopIOs fpga_diff: fix FpgaDiffTop generation and renaming Nov 7, 2025
This change generates FpgaDiffTop as extend instead of wrapper.

Also, when use `make verilog BOARD=fpgadiff`, the top sv file is
SimTop.sv rather than FpgaDiffTop.sv, this change also revert previous
naming error.
@poemonsense poemonsense merged commit d223222 into master Nov 7, 2025
1 check passed
@poemonsense poemonsense deleted the extra-io branch November 7, 2025 14:51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants